

## We Claim:

1. A semiconductor structure comprising:  
a monocrystalline substrate;
- 5 a monocrystalline accommodating buffer layer overlying said monocrystalline substrate, wherein said monocrystalline accommodating buffer layer is formed of a monocrystalline oxide that is exposed to a concentration of niobium while being deposited overlying said monocrystalline substrate; and  
a monocrystalline compound semiconductor material layer overlying said  
10 monocrystalline accommodating buffer layer.
2. The semiconductor structure of claim 1, wherein said concentration of niobium is kept constant while said monocrystalline oxide is deposited overlying said monocrystalline substrate.
3. The semiconductor structure of claim 1, wherein said concentration of niobium  
15 is increased as said monocrystalline oxide is deposited overlying said monocrystalline substrate.
4. The semiconductor structure of claim 1, said monocrystalline compound semiconductor material layer comprising a material selected from one of: Group III-V compound semiconductors, mixed III-V compound semiconductors, Group II-VI  
20 compound semiconductors, mixed II-VI compound semiconductors, Group IV-VI compounds semiconductors, and mixed IV-VI compound semiconductors.
5. The semiconductor structure of claim 1, wherein said monocrystalline compound semiconductor material layer comprises a material selected from at least one of: gallium arsenide, gallium aluminum arsenide, gallium indium arsenide, indium  
25 phosphide, cadmium sulfide, cadmium mercury telluride, zinc selenide, zinc sulfur selenide, lead selenide, lead telluride, and lead sulfide selenide.
6. The semiconductor structure of claim 1, wherein said monocrystalline oxide comprises a material selected from at least one of: alkaline earth metal titanates, alkaline earth metal zirconates, alkaline earth metal hafnates, alkaline earth metal  
30 tantalates, alkaline earth metal ruthenates, alkaline earth metal vanadates, perovskite

oxides such as alkaline earth metal tin-based perovskites, lanthanum aluminate, lanthanum scandium oxide, and gadolinium oxide.

7. The semiconductor structure of claim 1, further comprising a template layer formed overlying said accommodating buffer layer and underlying said monocrystalline compound semiconductor material layer.

8. The semiconductor structure of claim 7, wherein said template layer comprises a Zintl-type phase material.

9. The semiconductor structure of claim 7, wherein said template layer comprises a surfactant material.

10. The semiconductor structure of claim 9, wherein said template layer further comprises a capping layer.

11. The semiconductor structure of claim 10, wherein said capping layer is formed by exposing said surfactant material to a cap-inducing material.

12. The semiconductor structure of claim 7, wherein said template layer comprises a capping layer formed of about 1-10 monolayers of one of a material M-N and a material M-O-N, wherein M is selected from at least one of Zr, Hf, Sr, Ti, and Ba and N is selected from at least one of As, P, Ga, Al, and In.

13. The semiconductor structure of claim 1, wherein said monocrystalline accommodating buffer layer is formed of a monocrystalline material and is subsequently heat treated to convert at least a portion of said monocrystalline material to an amorphous material.

14. The semiconductor structure of claim 1, further comprising an amorphous interface layer overlying said monocrystalline substrate and underlying said monocrystalline accommodating buffer layer.

15. The semiconductor structure of claim 1, said monocrystalline substrate comprising silicon.

16. The semiconductor structure of claim 2, wherein said accommodating buffer layer comprises  $\text{SrTi}_{0.44}\text{Nb}_{0.56}\text{O}_3$ .

17. The semiconductor structure of claim 3, wherein said accommodating buffer layer comprises  $\text{SrTi}_{1-x}\text{Nb}_x\text{O}_3$ , where x increases from about zero to about 0.56 as said accommodating buffer layer is deposited overlying said monocrystalline substrate.

18. The semiconductor structure of claim 1, said accommodating buffer layer having  
5 thickness of from about 2 to about 100 nanometers.

17. The semiconductor structure of claim 3, wherein said accommodating buffer layer comprises  $\text{SrTi}_{1-x}\text{Nb}_x\text{O}_3$ , where x increases from about zero to about 0.56 as said accommodating buffer layer is deposited overlying said monocrystalline substrate.

19. A semiconductor structure comprising:  
 a monocrystalline substrate having a first lattice constant;  
 a monocrystalline accommodating buffer layer overlying said monocrystalline substrate, wherein upon proper orientation said monocrystalline accommodating buffer layer has a second lattice constant proximate to said monocrystalline substrate, said second lattice constant substantially matched to said first lattice constant; and  
 a monocrystalline compound semiconductor material layer overlying said monocrystalline accommodating buffer layer, said monocrystalline compound semiconductor material layer having a third lattice constant,

10 wherein said monocrystalline accommodating buffer layer is formed of a monocrystalline oxide which is exposed to a concentration of niobium while being deposited overlying said monocrystalline substrate such that said monocrystalline accommodating buffer layer has a fourth lattice constant proximate to said monocrystalline compound semiconductor material layer, said fourth lattice constant  
 15 being substantially matched to said third lattice constant.

20. The semiconductor structure of claim 19, said monocrystalline compound semiconductor material layer comprising a material selected from one of: Group III-V compound semiconductors, mixed III-V compound semiconductors, Group II-VI compound semiconductors, mixed II-VI compound semiconductors, Group IV-VI compound semiconductors, and mixed IV-VI compound semiconductors.

21. The semiconductor structure of claim 19, wherein said monocrystalline compound semiconductor material layer comprises a material selected from at least one of: gallium arsenide, gallium aluminum arsenide, gallium indium arsenide, indium phosphide, cadmium sulfide, cadmium mercury telluride, zinc selenide, zinc sulfur  
 25 selenide, lead selenide, lead telluride, and lead sulfide selenide.

22. The semiconductor structure of claim 19, wherein said monocrystalline accommodating buffer layer comprises a material selected from at least one of: alkaline earth metal titanates, alkaline earth metal zirconates, alkaline earth metal hafnates, alkaline earth metal tantalates, alkaline earth metal ruthenates, alkaline earth metal

vanadates, perovskite oxides such as alkaline earth metal tin-based perovskites, lanthanum aluminate, lanthanum scandium oxide, and gadolinium oxide.

23. The semiconductor structure of claim 19, wherein said monocrystalline substrate comprises silicon.

24. The semiconductor structure of claim 23, wherein said monocrystalline compound semiconductor material layer comprises GaAs and said monocrystalline accommodating buffer layer comprises  $\text{SrTi}_{1-x}\text{Nb}_x\text{O}_3$ , where x increases from about zero proximate to said monocrystalline substrate to about 0.56 proximate to said monocrystalline compound semiconductor material layer.

25. The semiconductor structure of claim 19, further comprising a template layer formed overlying said accommodating buffer layer and underlying said monocrystalline compound semiconductor material layer.

26. The semiconductor structure of claim 25, wherein said template layer comprises a Zintl-type phase material.

27. The semiconductor structure of claim 25, wherein said template layer comprises a surfactant material.

28. The semiconductor structure of claim 27, wherein said template layer further comprises a capping layer.

29. The semiconductor structure of claim 28, wherein said capping layer is formed by exposing said surfactant material to a cap-inducing material.

30. The semiconductor structure of claim 25, wherein said template layer comprises a capping layer formed of about 1-10 monolayers of one of a material M-N and a material M-O-N, wherein M is selected from at least one of Zr, Hf, Sr, Ti, and Ba and N is selected from at least one of As, P, Ga, Al, and In.

31. The semiconductor structure of claim 19, wherein said monocrystalline accommodating buffer layer is formed of a monocrystalline material and is subsequently heat treated to convert at least a portion of said monocrystalline material to an amorphous material.

32. The semiconductor structure of claim 19, further comprising an amorphous interface layer overlying said monocrystalline substrate and underlying said monocrystalline accommodating buffer layer.

$\mu_{11}^{(1)}$   
 $\mu_{12}^{(1)}$   
 $\mu_{13}^{(1)}$   
 $\mu_{14}^{(1)}$   
 $\mu_{15}^{(1)}$   
 $\mu_{16}^{(1)}$   
 $\mu_{17}^{(1)}$   
 $\mu_{18}^{(1)}$   
 $\mu_{19}^{(1)}$   
 $\mu_{20}^{(1)}$   
 $\mu_{21}^{(1)}$   
 $\mu_{22}^{(1)}$   
 $\mu_{23}^{(1)}$   
 $\mu_{24}^{(1)}$   
 $\mu_{25}^{(1)}$   
 $\mu_{26}^{(1)}$   
 $\mu_{27}^{(1)}$   
 $\mu_{28}^{(1)}$   
 $\mu_{29}^{(1)}$   
 $\mu_{30}^{(1)}$   
 $\mu_{31}^{(1)}$   
 $\mu_{32}^{(1)}$   
 $\mu_{33}^{(1)}$   
 $\mu_{34}^{(1)}$   
 $\mu_{35}^{(1)}$   
 $\mu_{36}^{(1)}$   
 $\mu_{37}^{(1)}$   
 $\mu_{38}^{(1)}$   
 $\mu_{39}^{(1)}$   
 $\mu_{40}^{(1)}$   
 $\mu_{41}^{(1)}$   
 $\mu_{42}^{(1)}$   
 $\mu_{43}^{(1)}$   
 $\mu_{44}^{(1)}$   
 $\mu_{45}^{(1)}$   
 $\mu_{46}^{(1)}$   
 $\mu_{47}^{(1)}$   
 $\mu_{48}^{(1)}$   
 $\mu_{49}^{(1)}$   
 $\mu_{50}^{(1)}$   
 $\mu_{51}^{(1)}$   
 $\mu_{52}^{(1)}$   
 $\mu_{53}^{(1)}$   
 $\mu_{54}^{(1)}$   
 $\mu_{55}^{(1)}$   
 $\mu_{56}^{(1)}$   
 $\mu_{57}^{(1)}$   
 $\mu_{58}^{(1)}$   
 $\mu_{59}^{(1)}$   
 $\mu_{60}^{(1)}$   
 $\mu_{61}^{(1)}$   
 $\mu_{62}^{(1)}$   
 $\mu_{63}^{(1)}$   
 $\mu_{64}^{(1)}$   
 $\mu_{65}^{(1)}$   
 $\mu_{66}^{(1)}$   
 $\mu_{67}^{(1)}$   
 $\mu_{68}^{(1)}$   
 $\mu_{69}^{(1)}$   
 $\mu_{70}^{(1)}$   
 $\mu_{71}^{(1)}$   
 $\mu_{72}^{(1)}$   
 $\mu_{73}^{(1)}$   
 $\mu_{74}^{(1)}$   
 $\mu_{75}^{(1)}$   
 $\mu_{76}^{(1)}$   
 $\mu_{77}^{(1)}$   
 $\mu_{78}^{(1)}$   
 $\mu_{79}^{(1)}$   
 $\mu_{80}^{(1)}$   
 $\mu_{81}^{(1)}$   
 $\mu_{82}^{(1)}$   
 $\mu_{83}^{(1)}$   
 $\mu_{84}^{(1)}$   
 $\mu_{85}^{(1)}$   
 $\mu_{86}^{(1)}$   
 $\mu_{87}^{(1)}$   
 $\mu_{88}^{(1)}$   
 $\mu_{89}^{(1)}$   
 $\mu_{90}^{(1)}$   
 $\mu_{91}^{(1)}$   
 $\mu_{92}^{(1)}$   
 $\mu_{93}^{(1)}$   
 $\mu_{94}^{(1)}$   
 $\mu_{95}^{(1)}$   
 $\mu_{96}^{(1)}$   
 $\mu_{97}^{(1)}$   
 $\mu_{98}^{(1)}$   
 $\mu_{99}^{(1)}$   
 $\mu_{100}^{(1)}$

33. A process for fabricating a semiconductor structure, the process comprising:  
providing a monocrystalline substrate;  
forming a monocrystalline accommodating buffer layer overlying said monocrystalline substrate by depositing a monocrystalline oxide overlying said monocrystalline substrate while exposing said monocrystalline oxide to a concentration of niobium during at least a portion of said depositing, said monocrystalline accommodating buffer layer terminating in a material having a first lattice constant; and epitaxially forming a monocrystalline compound semiconductor material layer overlying said monocrystalline accommodating buffer layer, said first lattice constant being substantially matched to a lattice constant of said monocrystalline compound semiconductor material layer.
34. The process of claim 33, wherein said monocrystalline oxide has a second lattice constant proximate to said monocrystalline substrate, said second lattice constant being substantially matched to a lattice constant of said monocrystalline substrate.
35. The process of claim 33, wherein said concentration of niobium is substantially constant during said exposing.
36. The process of claim 33, wherein said concentration of niobium is increased during said exposing.
37. The process of claim 33, said monocrystalline substrate comprising silicon.
38. The process of claim 33, wherein said accommodating buffer layer comprises  $\text{SrTi}_{0.44}\text{Nb}_{0.56}\text{O}_3$ .
39. The process of claim 33, wherein said accommodating buffer layer comprises  $\text{SrTi}_{1-x}\text{Nb}_x\text{O}_3$ , where x increases from about zero proximate to said monocrystalline substrate to about 0.56 proximate to said monocrystalline compound semiconductor material layer.
40. The process of claim 33, said accommodating buffer layer having thickness of from about 2 to about 100 nanometers.
41. The process of claim 33, said monocrystalline compound semiconductor material layer comprising a material selected from one of: Group III-V compound semiconductors, mixed III-V compound semiconductors, Group II-VI compound

semiconductors, mixed II-VI compound semiconductors, Group IV-VI compounds semiconductors, and mixed IV-VI compound semiconductors.

42. The process of claim 33, wherein said monocrystalline compound semiconductor material layer comprises a material selected from at least one of:

- 5 gallium arsenide, gallium aluminum arsenide, gallium indium arsenide, indium phosphide, cadmium sulfide, cadmium mercury telluride, zinc selenide, zinc sulfur selenide, lead selenide, lead telluride, and lead sulfide selenide.

43. The process of claim 33, wherein said monocrystalline oxide comprises a material selected from at least one of: alkaline earth metal titanates, alkaline earth

- 10 metal zirconates, alkaline earth metal hafnates, alkaline earth metal tantalates, alkaline earth metal ruthenates, alkaline earth metal vanadates, perovskite oxides such as alkaline earth metal tin-based perovskites, lanthanum aluminate, lanthanum scandium oxide, and gadolinium oxide.

44. The process of claim 33, further comprising forming a template layer overlying  
15 said accommodating buffer layer and underlying said monocrystalline compound semiconductor material layer.

45. The process of claim 44, wherein said forming a template layer comprises capping said monocrystalline accommodating buffer layer with about 1-10 monolayers of a material M-N and a material M-O-N, wherein M is selected from at least one of Zr,  
20 Hf, Sr, Ti, and Ba and N is selected from at least one of As, P, Ga, Al, and In.

46. The process of claim 33, further comprising forming an amorphous interface layer between said monocrystalline substrate and said monocrystalline accommodating buffer layer.



47. A semiconductor device structure comprising:

a monocrystalline silicon substrate;

a monocrystalline accommodating buffer layer overlying said monocrystalline silicon substrate, wherein said monocrystalline accommodating buffer layer is formed of a monocrystalline oxide that is exposed to a concentration of niobium while being deposited overlying said monocrystalline substrate;

a monocrystalline compound semiconductor material layer overlying said monocrystalline accommodating buffer layer;

a first semiconductor component, at least a portion of which is formed in said monocrystalline silicon substrate; and

a second semiconductor component, at least a portion of which is formed in said monocrystalline compound semiconductor material layer, said second semiconductor component being electrically coupled to said first semiconductor component.

48. The semiconductor device structure of claim 47, wherein said concentration of niobium is kept constant while said monocrystalline oxide is deposited overlying said monocrystalline substrate.

49. The semiconductor device structure of claim 47, wherein said concentration of niobium is increased as said monocrystalline oxide is deposited overlying said monocrystalline substrate.

50. The semiconductor structure of claim 47, wherein said monocrystalline oxide comprises a material selected from at least one of: alkaline earth metal titanates, alkaline earth metal zirconates, alkaline earth metal hafnates, alkaline earth metal tantalates, alkaline earth metal ruthenates, alkaline earth metal vanadates, perovskite oxides such as alkaline earth metal tin-based perovskites, lanthanum aluminate, lanthanum scandium oxide, and gadolinium oxide.

51. The semiconductor device structure of claim 47, further comprising a template layer formed overlying said accommodating buffer layer and underlying said monocrystalline compound semiconductor material layer.

52. The semiconductor device structure of claim 47, wherein said monocrystalline accommodating buffer layer is formed of a monocrystalline material and is

subsequently heat treated to convert at least a portion of said monocrystalline material to an amorphous material.

53. The semiconductor device structure of claim 47, further comprising an amorphous interface layer overlying said monocrystalline substrate and underlying said monocrystalline accommodating buffer layer.

54. The semiconductor device structure of claim 47, said monocrystalline substrate comprising silicon.

55. The semiconductor device structure of claim 48, wherein said accommodating buffer layer comprises  $\text{SrTi}_{0.44}\text{Nb}_{0.56}\text{O}_3$ .

10 56. The semiconductor device structure of claim 49, wherein said accommodating buffer layer comprises  $\text{SrTi}_{1-x}\text{Nb}_x\text{O}_3$ , where x increases from about zero proximate to said monocrystalline silicon substrate to about 0.56 proximate to said monocrystalline compound semiconductor material layer.

57. The semiconductor device structure of claim 1, said accommodating buffer layer  
15 having thickness of from about 2 to about 100 nanometers.